Posted on

Error Control for Network-on-Chip Links by Bo Fu

By Bo Fu

This ebook presents readers with a accomplished assessment of the state-of-the-art in blunders regulate for community on Chip (NOC) hyperlinks. insurance contains designated description of key concerns in NOC mistakes keep watch over confronted via circuit and procedure designers, in addition to functional errors keep watch over innovations to lessen the effect of those mistakes on approach performance.

Show description

Read Online or Download Error Control for Network-on-Chip Links PDF

Similar cad books

Digital Design and Modeling with VHDL and Synthesis

Electronic platforms layout with VHDL and Synthesis offers an built-in method of electronic layout rules, techniques, and implementations to assist the reader layout even more complicated structures inside of a shorter layout cycle. this is often finished through introducing electronic layout innovations, VHDL coding, VHDL simulation, synthesis instructions, and techniques jointly.

Low-Power High-Resolution Analog to Digital Converters: Design, Test and Calibration

With the quick development of CMOS fabrication expertise, an increasing number of signal-processing capabilities are applied within the electronic area for a cheaper price, decrease strength intake, better yield, and better re-configurability. This has lately generated a good call for for low-power, low-voltage A/D converters that may be learned in a mainstream deep-submicron CMOS expertise.

CAD Tools and Algorithms for Product Design

Platforms to aid the always shrinking product improvement cycles and the expanding caliber requisites desire major improvements and new techniques. during this publication vital new instruments and algorithms for destiny product modeling platforms are awarded. it really is according to a seminar on the overseas convention and learn heart for laptop technology, Schloß Dagstuhl, Germany, provided via across the world famous specialists in CAD know-how.

Additional info for Error Control for Network-on-Chip Links

Sample text

The impact of applying Hamming codes on bus power consumption in nanoscale technology is analyzed in [37, 38]. Bus wires parameters (coupling capacitances, drivers, repeaters and receivers) and encoding and decoding circuits are considered in this work. The analysis shows that all different equivalent Hamming codes (with the same redundancy) have identical energy consumption. This work also shows that DAP codes with a proper bus layout can consume less power than Hamming code with the same bus footprint for a small size bus.

Instead of adding the shield wire for each signal line, shield wires can be inserted between every two to four signal wires to reduce the area cost while giving up some of the coupling improvement [3]. 3 Repeater Insertion 19 Fig. 3 Repeater Insertion In repeater insertion, a long interconnect line is separated into several segments, each driven by an inverting or non-inverting buffer. Repeater insertion has been successfully used to reduce the global interconnect delay. Without repeater insertion, the delay of global interconnect increases quadratically with the interconnect length.

2. In the active shielding method, the shield wires have the same switching behavior as the signal wire. Active shielding can achieve a larger delay reduction than passive shielding by taking advantage of the Miller effect (The Miller effect states that when two parallel wires switch in the same direction, the effective coupling capacitance is zero, while when they switch in opposite directions, the effective coupling capacitance is doubled). Active shielding reduces the link power consumed by coupling capacitance; however, the self-switching power consumption is increased in active shielding because of the additional switching of the shield wires.

Download PDF sample

Rated 4.86 of 5 – based on 14 votes