Posted on

CMOS Circuits for Passive Wireless Microsystems by Fei Yuan

By Fei Yuan

CMOS Circuits for Passive instant Microsystems via Fei Yuan This ebook presents a entire therapy of the layout ideas and implementation of CMOS circuits and structures for passive instant microsystems. significant topics lined within the publication comprise: passive instant microsystems, radio-frequency strength harvest, facts encoding, modulators and demodulators, low-power precision voltage references, clock new release and calibration, and low-power analog-to-digital converters. This book’s contents function an exhaustive survey of lately released paintings during this quick evolving box, and are offered with an emphasis on either the layout ideas and in-depth comparability of the professionals and cons of the designs. This publication offers the cutting-edge of CMOS circuits for passive instant microsystems. it truly is a useful source for graduate scholars, IC layout engineers and researchers operating during this fast-evolving box. •Systematically offers CMOS circuit implementation of passive instant microsystems, delivering either theoretical history and useful implementation examples; •Provides in-depth comparability of the professionals and cons of alternative topologies of CMOS circuits for passive instant microsystems; •Focuses on highly-applied issues, equivalent to radio-frequency energy harvesting, voltage multipliers, ultra-low energy present and voltage references for passive instant microsystems, low-power ASK demodulators for passive instant microsystems, distant clock calibration of passive instant microsystems, and low-power analog-to-digital converters.

Show description

Read or Download CMOS Circuits for Passive Wireless Microsystems PDF

Best cad books

Digital Design and Modeling with VHDL and Synthesis

Electronic structures layout with VHDL and Synthesis offers an built-in method of electronic layout ideas, strategies, and implementations to aid the reader layout even more complicated platforms inside of a shorter layout cycle. this is often complete by way of introducing electronic layout strategies, VHDL coding, VHDL simulation, synthesis instructions, and techniques jointly.

Low-Power High-Resolution Analog to Digital Converters: Design, Test and Calibration

With the short development of CMOS fabrication know-how, increasingly more signal-processing features are carried out within the electronic area for a cheaper price, decrease strength intake, better yield, and better re-configurability. This has lately generated an exceptional call for for low-power, low-voltage A/D converters that may be learned in a mainstream deep-submicron CMOS know-how.

CAD Tools and Algorithms for Product Design

Platforms to aid the always shrinking product improvement cycles and the expanding caliber necessities desire major improvements and new ways. during this booklet vital new instruments and algorithms for destiny product modeling structures are offered. it really is in keeping with a seminar on the foreign convention and examine heart for machine technological know-how, Schloß Dagstuhl, Germany, awarded through the world over famous specialists in CAD expertise.

Extra info for CMOS Circuits for Passive Wireless Microsystems

Example text

84) as VL 1 = VT 2 1+ Q2 k 2 Q1 Q2 + 1 2 . 87) that a large voltage gain of the step-up transformer matching network can be obtained by (i) boosting the mutual inductance M , (ii) lowering the series resistance of the primary winding, (iii) lowering the series resistance of the secondary winding, and (iv) increasing the self inductance of the secondary winding. There are two ways to increase the mutual inductance M : increase the coupling coefficient or increase the turn ratio. The former can only be achieved by using a stacked configuration while the latter requires a large number of the turns of the secondary winding.

C1 is charged by the input voltage. Note that without transistor M1B, the maximum voltage of V1 will only reach Vm − VT , where Vm is the amplitude of Vin and VT is the threshold voltage of MOSFETs. Since M2A is off, the gate voltage of M1B is at VDD and M1B is in the triode. As a result, V1,max = Vm − Vds1 ≈Vm . The drawback of the voltage loss of Dickson voltage multipliers is therefore removed. 5V and Iout = 10µA, the output voltage of a 4-stage Dickson voltage multiplier with static charge transfer switches is approximately 4 V.

Also, the large channel resistance of native MOSFETs deteriorates the performance. 11 [26]. It is ready to verify that once a load is connected between nodes 1 and 2, the current flowing through the load is always in the same direction. A key advantage of this voltage multiplier is the low voltage drop across switching MOSFETs. As a result, a large voltage exists at the output of the rectifying cell and is given by Vout,max = Vm − (VDS,n + VSD,p ). The modular configuration of Mandal-Sarpeshkar voltage multiplier offers the flexibility of adjusting the size of each stage to obtain optimal performance.

Download PDF sample

Rated 4.56 of 5 – based on 50 votes