Posted on

A Designer's Guide to Asynchronous VLSI by Peter A. Beerel

By Peter A. Beerel

Skip the restrictions of synchronous layout and create low strength, better functionality circuits with shorter layout instances utilizing this sensible consultant to asynchronous layout. the basics of asynchronous layout are coated, as is a huge number of layout kinds, whereas the emphasis all through is on functional suggestions and real-world functions.

Show description

Read Online or Download A Designer's Guide to Asynchronous VLSI PDF

Similar cad books

Digital Design and Modeling with VHDL and Synthesis

Electronic platforms layout with VHDL and Synthesis offers an built-in method of electronic layout ideas, procedures, and implementations to assist the reader layout even more complicated structures inside a shorter layout cycle. this can be finished by means of introducing electronic layout ideas, VHDL coding, VHDL simulation, synthesis instructions, and methods jointly.

Low-Power High-Resolution Analog to Digital Converters: Design, Test and Calibration

With the quick development of CMOS fabrication expertise, a growing number of signal-processing capabilities are carried out within the electronic area for a cheaper price, reduce strength intake, larger yield, and better re-configurability. This has lately generated a superb call for for low-power, low-voltage A/D converters that may be discovered in a mainstream deep-submicron CMOS expertise.

CAD Tools and Algorithms for Product Design

Structures to aid the continually shrinking product improvement cycles and the expanding caliber necessities desire major improvements and new methods. during this publication very important new instruments and algorithms for destiny product modeling platforms are offered. it really is in line with a seminar on the foreign convention and study heart for computing device technological know-how, Schloß Dagstuhl, Germany, awarded by way of the world over famous specialists in CAD know-how.

Extra resources for A Designer's Guide to Asynchronous VLSI

Example text

Beerel, “Single-track asynchronous pipeline templates using 1-of-N encoding,” in Proc. Conf. on Design, Automation and Test in Europe (DATE), March 2002, pp. 1008–1015. [12] S. B. Furber and P. Day, “Four-phase micropipeline latch control circuits,” IEEE Trans. VLSI Systems, vol. 4, no. 2, pp. 247–253, June 1996. [13] E. Brunvand and R. F. Sproull. “Translating concurrent programs into delay-insensitive circuits,” in Proc. Int. Conf. on Computer-Aided Design (ICCAD), November 1989, IEEE Computer Society Press, pp.

In particular, any sender must be stalled to prevent it from overwriting its data when the addressed receiver does not consume the data. Finally, this system should never deadlock. In other words, communication can always progress. 31. There is one merge element per output and one split element per input. The splits send data to the appropriate merge on the basis of a copy of the associated address token. 30. Top-level diagram of a crossbar and its environment. 31. Straightforward implementation of a 2 Â 2 asynchronous crossbar.

23(a), which delays the resetting of input channels until the shared resource is released. This is possible because the winner token captures the information about who won the arbitration event and will control access to the shared resource. 5. 26(b) shows an extension to the basic pipelined two-way arbiter that includes a one-bit nonput channel. 27. Here, the nonput ports O of the two first-level arbiters are connected to a second-level arbiter. To identify which of the four requests wins the arbitration, the first-level one-bit winner tokens are re-coded into two bits by the addition of an appropriate most significant bit (MSB).

Download PDF sample

Rated 4.23 of 5 – based on 32 votes